Skip to content

Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.

License

Apache-2.0, Unknown licenses found

Licenses found

Apache-2.0
LICENSE.Apache
Unknown
LICENSE.NPL
Notifications You must be signed in to change notification settings

whutddk/Rift2Core

Repository files navigation

Rift2Core

NFT

License

LICENSE


Based on Chisel, Rift2Core is a 9-stage, N-issue(Configurable), out-of-order, 64-bits RISC-V Core, which supports RV64GC and M, S, U mode.

RiftCore is the previous version of Rift2Core in Verilog.


You can complete the deployment of the compilation and test environment following the steps below:

  • Setup Repo
  • Setup sbt
  • Setup mill
  • Setup verilator and gtkwave
  • Compile chisel3 to verilog
  • Compile chisel to verilog
  • Compile Model of Rif2Chip
  • Test a single ISA with waveform
  • Test all ISA without waveform

Also we provide a Docker-Image mainly for CI, which can also be used for compiling and testing.


Rift To Go

Download Pre-compile Version Here, the newest status is as follows:

Version Test Dhrystone CoreMark
Rift-2300 N/A N/A N/A
Rift-2310 N/A N/A N/A
Rift-2320 N/A N/A N/A
Rift-2330
Rift-2340 N/A N/A N/A
Rift-2350 N/A N/A N/A
Rift-2360 N/A N/A N/A
Rift-2370
Rift-2380 N/A N/A N/A
Rift-2390 N/A N/A N/A

API

Rift2Core is not only an extremely configurable RISC-V CPU generator, but also provides configurable generation of submodules.

Search the provided API in the Scala Doc.

API Here

Wiki

Wiki in Chinese

Wiki in English(Comming Soon!)

Sponsorships

BTC LTC ETH DOGE XMR


Micro-Architecture

FrontEnd

FrontEnd

BackEnd

BackEnd

About

Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.

Topics

Resources

License

Apache-2.0, Unknown licenses found

Licenses found

Apache-2.0
LICENSE.Apache
Unknown
LICENSE.NPL

Stars

Watchers

Forks

Sponsor this project