Skip to content

Issues: verilog-to-routing/vtr-verilog-to-routing

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

397 Open 550 Closed
397 Open 550 Closed
Author
Filter by author
Label
Filter by label
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Milestones
Filter by milestone
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

Document how to use Perf for profiling with vpr
#2545 opened Apr 25, 2024 by vaughnbetz
Giant distance from initial placing and routing solution to a better one VTR could have found.
#2544 opened Apr 25, 2024 by WindFrank
vpr placement algorithm
#2541 opened Apr 20, 2024 by DuqingF
1
Turn on faster place delay matrix loader by default
#2539 opened Apr 19, 2024 by vaughnbetz
@amin1377
3d switch block code, architecture files & reg tests
#2534 opened Apr 11, 2024 by vaughnbetz
5 tasks
@saaramahmoudi @amin1377
Primitive input pin permutability should be more general
#2533 opened Apr 11, 2024 by vaughnbetz
@amin1377
1
Parmys fails to properly handle multipliers with unequal input widths
#2532 opened Apr 11, 2024 by WhiteNinjaZ
@WhiteNinjaZ
3
Remove Warnings in VTR CI Builds build Build system
#2518 opened Mar 27, 2024 by AlexandreSinger
9 of 16 tasks
@AlexandreSinger
Add wire length attribute to RR graph output XML when using "--write_rr_graph" option
#2503 opened Mar 14, 2024 by StephenMoreOSU
@amin1377
Designs with many different wire types fail at certain channel widths with an arithmetic exception
#2497 opened Mar 5, 2024 by WhiteNinjaZ
@WhiteNinjaZ
Try setting first_iter_pres_fac to a value > 0
#2494 opened Feb 23, 2024 by vaughnbetz
@amin1377
1
Change RRG storage to keep (drive pt, direction) instead of (start, end)
#2491 opened Feb 20, 2024 by duck2
VPR Placer runtime issue when all design clusters have fixed locations
#2484 opened Feb 5, 2024 by rachelselinar
@soheilshahrouz
6
parse_vtr_flow doesn't follow documentation
#2478 opened Jan 12, 2024 by stef9998
Pin-to-pin direct connection between tiles
#2475 opened Jan 4, 2024 by mustafaarslan0
Failed routing due to unusable stratix10_arch.xml
#2471 opened Dec 13, 2023 by OlinLai
Detailed NoC Usage (Latency Etc.) Report
#2464 opened Dec 4, 2023 by vaughnbetz
@soheilshahrouz
Routing Optimizations
#2455 opened Nov 29, 2023 by msaideroglu
flat routing makes graphics crash
#2452 opened Nov 28, 2023 by vaughnbetz
@vaughnbetz @amin1377
1
Segment fault
#2449 opened Nov 28, 2023 by narutozxp
@amin1377
Update documentation for .place file to say the block name can be a cluster name or a primitive name within it
#2439 opened Nov 13, 2023 by vaughnbetz
@KA7E
Regarding the issue of running generate_cmos_tech_data.pl with hspice 2017
#2424 opened Oct 23, 2023 by luck-codeer
5
How to extract total resource capacity in the device?
#2423 opened Oct 20, 2023 by bodhi91
run_vtr_flow currently does not properly handle sdc files
#2420 opened Oct 19, 2023 by WhiteNinjaZ
@WhiteNinjaZ
FF without reset capability inside CLB
#2417 opened Oct 11, 2023 by WazaAbdulkadir
ProTip! Type g i on any issue or pull request to go back to the issue listing page.