openroad
Here are 40 public repositories matching this topic...
SUF is a SUperset Framework for OpenROAD that acts as an enhancement graft by augmenting the original capabilities.
-
Updated
Apr 7, 2024 - Python
VSDMemSOC Implementation flow:: RTL2GDSII
-
Updated
Mar 1, 2024 - Verilog
Standard cells for SKY90FD provided by SkyWater.
-
Updated
Jul 28, 2022
-
Updated
Feb 22, 2024 - Verilog
"DSDM2" project @ Politecnico di Milano // AY 2019-2020
-
Updated
Aug 10, 2020 - Tcl
Physical Design of Mixed signal circuit that performs- "In Memory logic using 8TSRAM cells" using OPENFASOC.
-
Updated
Jul 11, 2023 - Python
Running OpenROAD cloud flow on AES design
-
Updated
Aug 7, 2019 - Verilog
Photonic Integrated ELectronics. Microservices to codesign photonics, electronics, quantum, and more.
-
Updated
May 22, 2024 - Python
This repository documents my work on Advanced Physical Design Using OpenLANE/Sky130. The objective of this project was to implement an opensource RTL2GDS flow using OpenLANE and opensource PDK provided by Google/SkyWater130
-
Updated
Jul 7, 2021
"High density, low leakage" digital standard cells for SKY130 provided by SkyWater.
-
Updated
Apr 23, 2021 - Verilog
Improve this page
Add a description, image, and links to the openroad topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the openroad topic, visit your repo's landing page and select "manage topics."