Here are
17 public repositories
matching this topic...
Repository gathering basic modules for CDC purpose
Updated
Dec 31, 2019
SystemVerilog
A collection of debugging busses developed and presented at zipcpu.com
Updated
Jan 18, 2024
Verilog
An SoC with multiple RISC-V IMA processors.
Updated
Aug 1, 2018
Scala
Audio Signal Processing SoC Project Website
Graph Processing Framework that supports || OpenMP || CAPI
Updated
Jan 21, 2023
SystemVerilog
SublimeText (highlighting) plugin for working with Xilinx Vivado files (tcl, xdc, etc)
Minimal SoC design for alarm clock
Updated
Feb 9, 2017
Verilog
МИЭТ, курс "Архитектуры процессорных систем"
It contains 10 assignments based on simulation and testing of hardware codes on BASYS board.
Updated
Jun 15, 2022
VHDL
Traffic Light Controller uses VHDL to control intersection traffic lights on an Altera MAX10 FPGA, simulating how to manage traffic signals and pedestrian requests.
Updated
Apr 28, 2024
VHDL
Covers the DEEDS training material for electronic Design
Updated
Jan 23, 2021
VHDL
Tetris in low level programming. Made for Nios II processors.
Updated
Nov 8, 2021
Assembly
Updated
Oct 17, 2019
VHDL
Jogo destinado para o aprendizado de idiomas. Implementado utilizando uma FPGA, um ESP8266 e uma interface gráfica.
Updated
Sep 24, 2018
Verilog
Improve this page
Add a description, image, and links to the
fgpa
topic page so that developers can more easily learn about it.
Curate this topic
Add this topic to your repo
To associate your repository with the
fgpa
topic, visit your repo's landing page and select "manage topics."
Learn more
You can’t perform that action at this time.