#

cadence-ncverilog

Here is 1 public repository matching this topic...

KevinWang96 / Chip-Multi-processor-System-based-on-Cardinal-Bidirectional-Ring-Network-on-chip

EE577b-Course-Project

verilog-hdl multiprocessor processor-design networkonchip synopsys-dc cadence-ncverilog cadence-conformal

Updated May 6, 2020
Verilog

Improve this page

Add a description, image, and links to the cadence-ncverilog topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the cadence-ncverilog topic, visit your repo's landing page and select "manage topics."