Skip to content

steffenmauch/SI5338-VHDL

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

20 Commits
 
 
 
 
 
 
 
 
 
 

Repository files navigation

SI5338-VHDL

VHDL implementation for SiLabs SI5338 Clock Generator with ClockBuilder support.

A Python and MATLAB parser for the header file from ClockBuilder is available as well as a demo project created with Xilinx ISE 14.4.

Please make sure to regenerate the single port rom (generated with Xilinx CoreGen) with read depth 512 and write width 24. Use e.g. the attached coe file (250 MHz clock output) or create with the python or matlab parser a customized one. Make sure that the coe file is correctly given within CoreGen.

ATTENTION: Usually Xilinx ISE uses full path when specifying coe files, but it could be set manually to be relative. Change the file ipcore_dir/mem_si5338.xco, such that it looks as follows:

CSET coe_file=..\si5338_coe.coe

But when editing the CoreGen file with ISE, the path is set to an absolut afterwords, when the COE is not existing a pesudo CoreGen file is used instead and whenever opening the CoreGen file again, the default settings are set instead of the previous chosen one.

Unless otherwise stated, the software on is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. THERE IS NO WARRANTY FOR THE SOFTWARE, TO THE EXTENT PERMITTED BY APPLICABLE LAW. EXCEPT WHEN OTHERWISE STATED IN WRITING THE COPYRIGHT HOLDERS PROVIDE THE SOFTWARE "AS IS" WITHOUT WARRANTY OF ANY KIND, EITHER EXPRESSED OR IMPLIED, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. THE ENTIRE RISK AS TO THE QUALITY AND PERFORMANCE OF THE SOFTWARE IS WITH YOU. SHOULD THE SOFTWARE PROVE DEFECTIVE, YOU ASSUME THE COST OF ALL NECESSARY SERVICING, REPAIR OR CORRECTION. IN NO EVENT UNLESS REQUIRED BY APPLICABLE LAW OR AGREED TO IN WRITING WILL ANY COPYRIGHT HOLDER, BE LIABLE TO YOU FOR DAMAGES, INCLUDING ANY GENERAL, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES ARISING OUT OF THE USE OR INABILITY TO USE THE SOFTWARE (INCLUDING BUT NOT LIMITED TO LOSS OF DATA OR DATA BEING RENDERED INACCURATE OR LOSSES SUSTAINED BY YOU OR THIRD PARTIES OR A FAILURE OF THE SOFTWARE TO OPERATE WITH ANY OTHER PROGRAMS), EVEN IF SUCH HOLDER HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

About

VHDL implementation for configuration of the SI5338 with an I2C master in VHDL with separate parser for using the configuration file from ClockBuilder.

Resources

License

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published