New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Negligible Power Values #2108
Comments
@suhanimitra I would check that you have a clock defined in your design. Without one, I think you would just get leakage power which is fairly small. The default units for the power is |
I'm sorry, I was wrong, I meant to set the units for the metric itself. The units you are setting currently do not effect anything. |
No worries! I tried running it again, with |
Without knowing what the design is it's hard to estimate if the power numbers are off. Certainly running a 7nm process as 10MHz will power your power |
I have been trying to run a single-module Verilog file of mine but keep getting power values ~0 mw in the SiliconCompiler output. I've changed the period and tried numerous technology nodes (asap7, freepdk45, etc), but all are giving me the same issue. I get cellarea, memory, and other values but power doesn't have a value. I've also had this occur for other Verilog files of mine and am not sure how to address this. I have included the metrics table from this run below.
The text was updated successfully, but these errors were encountered: