Skip to content
/ My_Verification_work Public

A repo for my System Verilog testbenches with test benches for UART, I2C, SPI, FIFOs and Bus protocols like AMBA, AHB and WISHBONE

3 stars 1 fork Branches Tags Activity
Star
Notifications You must be signed in to change notification settings

mohamedtareq24/My_Verification_work

BranchesTags

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

9 Commits

FIFO

FIFO

 
 

SPI

SPI

 
 

UART

UART

 
 

README.md

README.md

 
 

Repository files navigation

My_Verification_work

A repo for my System Verilog testbenches with test benches for UART, I2C, SPI, FIFOs and Bus protocols like AMBA, AHB and WISHBONE designs are verified using structred SystemVerilog testbenches image

About

A repo for my System Verilog testbenches with test benches for UART, I2C, SPI, FIFOs and Bus protocols like AMBA, AHB and WISHBONE

Resources

Readme
Activity

Stars

3 stars

Watchers

1 watching

Forks

1 fork
Report repository

Releases

No releases published

Packages

No packages published

Languages