Skip to content

Issues: m-labs/misoc

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

25 Open 53 Closed
25 Open 53 Closed
Author
Filter by author
Label
Filter by label
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Milestones
Filter by milestone
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

pip install of tag 0.12 fails
#146 opened Nov 9, 2023 by shareefj
5
register_rom weirdness
#96 opened Jan 29, 2019 by keesj
2
CSRStorage with write_from_dev=True seems broken in simulation
#95 opened Dec 11, 2018 by mithro
3
software not rebuilt after gateware change
#91 opened Jul 29, 2018 by danielkucera
Standard 1 bit SPI mode for spi_flash not available?
#87 opened Jul 28, 2018 by danielkucera
2
Binutils compilation
#83 opened Jun 21, 2018 by danielkucera
kasli/spi_flash: investigate and implement quad i/o read improvement
#74 opened Jan 5, 2018 by jordens
clean up memory regions, names, offsets improvement
#73 opened Jan 3, 2018 by jordens
liteeth: remove MII clock output
#72 opened Dec 18, 2017 by sbourdeauducq
@enjoy-digital
fix liteeth error counter atomicity problem
#69 opened Dec 15, 2017 by sbourdeauducq
@whitequark
2
cross check SPI core w.r.t. Vivado changes
#58 opened Oct 25, 2017 by jordens
merge a7ddrphy and k7ddrphy
#57 opened Oct 11, 2017 by sbourdeauducq
5
support 4 byte spi flash addressing
#53 opened Aug 8, 2017 by jordens
1
remove FlipFlop
#51 opened Jul 13, 2017 by sbourdeauducq
setup.py fails on Ubuntu 16.04
#50 opened Mar 21, 2017 by John-K
2
Create a "spi settings" type thing (in same vein as the SDRAM settings)
#48 opened Dec 20, 2016 by mithro
@mithro
2
Framebuffer core depends on migen.actorlib
#46 opened Dec 15, 2016 by mithro
@mithro
1
remove converter reset from liteeth mii.py
#44 opened Nov 16, 2016 by sbourdeauducq
@enjoy-digital
define stream behavior when stb=0 and eop=1
#43 opened Nov 16, 2016 by sbourdeauducq
@enjoy-digital
2
Wishbone SRAM: support memories larger than the bus width
#42 opened Nov 13, 2016 by sbourdeauducq
move liteeth FullMemoryWE transform to migen.build
#41 opened Nov 12, 2016 by sbourdeauducq
minicon: avoid oversized address signal
#40 opened Oct 5, 2016 by sbourdeauducq
BIOS should use '\r\n' line endings
#38 opened Apr 18, 2016 by mithro
CSR should have read and write swapped to master perspective
#33 opened Mar 2, 2016 by sbourdeauducq 2.0
python setup.py install works without git submodule being initialized
#26 opened Dec 24, 2015 by mithro
5
ProTip! Add no:assignee to see everything that’s not assigned.