Skip to content
View lokki11199's full-sized avatar
0 followers · 1 following
Block or Report

Block or report lokki11199

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories

  1. RISC-V-Cores RISC-V-Cores Public

    SystemVerilog

  2. lab-riscv-asm lab-riscv-asm Public

  3. scr1 scr1 Public

    Forked from syntacore/scr1

    SCR1 is a high-quality open-source RISC-V MCU core in Verilog

    SystemVerilog