I'm an Electronics and Scientific SW Engineer from ITCR / SISSA. I am specialist on FPGA Acceleration, HPC and Embedded Computing
-
RidgeRun
- Trieste
Block or Report
Block or report lleon95
Report abuse
Contact GitHub support about this user’s behavior. Learn more about reporting abuse.
Report abusePinned
-
ECASLab/cynq
ECASLab/cynq PublicPYNQ bindings for C and C++ to avoid requiring Python or Vitis to execute hardware acceleration.
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.