- Cambridge, UK
Block or Report
Block or report khwong-c
Report abuse
Contact GitHub support about this user’s behavior. Learn more about reporting abuse.
Report abusePinned
-
magia-hdl/magia
magia-hdl/magia PublicMagia generates Synthesizable SystemVerilog in pythonic syntax in a simple and intuitive way
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.