BS EE grad student with focus: digital/VLSI.
Interests: automated testing, digital design, HDL, ASIC, Verilog, Systemverilog, Cadence Virtuoso, Python
- Portland, Oregon, U.S.A.
Block or Report
Block or report jblasch
Report abuse
Contact GitHub support about this user’s behavior. Learn more about reporting abuse.
Report abusePopular repositories
-
ECE428___K-L_Tool
ECE428___K-L_Tool PublicVLSI with CAD: Python program which accepts file input and determines the minimum cutset
-
Capstone___Awesome_Usage_Monitor
Capstone___Awesome_Usage_Monitor PublicSenior project: Automated testing in Python for Django project
Python
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.