Skip to content

ivanvig/MIPS

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 
 
 
 
 
 
 
 
 
 
 
 
 

Repository files navigation

32-bit MIPS Implementation in Verilog

Verilog implementation of a 32-bit MIPS processor inspired by: John Hennessy, David Patterson (2017). Computer Architecture: A Quantitative Approach. Currently supports the following instructions:

  • R-Type
    • SLL, SRL, SRA, SLLV, SRLV, SRAV, ADDU, SUBU, AND, OR, XOR, NOR, SLT
  • I-Type
    • LB, LH, LW, LWU, LBU, LHU, SB, SH, SW, ADDI, ANDI, ORI, XORI, LUI, SLTI, BEQ, BNE, J, JAL
  • J-Type
    • JR, JALR

core architecture

Project compilation

Usage

License

MIT

Authors