Skip to content

infiniteNOP/nopCPU_classic

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

1 Commit
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 

Repository files navigation

This is a simple 8-bit CPU I designed in order to learn Verilog.

It is licensed under the LGPL license. For more information, read the COPYING
file.

(One exception is the testbench, which is licensed under the ISC license.)

TODO:

        - Document it (Partially done. See the HACKING file.)
        - Write an assembler for it

Releases

No releases published

Packages

No packages published