Skip to content
View hidrogencloride's full-sized avatar
:octocat:
:octocat:

Organizations

@Synesth
Block or Report

Block or report hidrogencloride

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned

  1. verilog-halfAdder verilog-halfAdder Public

    Hardware Simulation using Icarus Verilog EDA Playground for a half adder circuit design and test bench.

    SystemVerilog 1

  2. verilog-memoryBlockSimulator verilog-memoryBlockSimulator Public

    Here is my solution for the simulation of memory blocks on a FIFO-based model, using ISE: CORE Generator (Xilinx).

    Verilog 1

  3. verilog-decoders verilog-decoders Public

    A collection of decoders and their test benches simulated using Verilog.

    SystemVerilog 1

  4. data-structures data-structures Public

    A collection of data structures implemented using C++.

    C++ 1