Hi-Five_CPU

This is an RV32_IM riscv cpu core. Its a non-pipelined core which implements RiscV base I ISA completely and MULW alone from M extension . More details can be found from the CPU manual inside the Docs folder.