Skip to content
View halfdan-dolva's full-sized avatar
Block or Report

Block or report halfdan-dolva

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories

  1. core-v-verif core-v-verif Public

    Forked from openhwgroup/core-v-verif

    Functional verification project for the CORE-V family of RISC-V cores.

    Assembly

  2. cv32e40x cv32e40x Public

    Forked from openhwgroup/cv32e40x

    4 stage, in-order, compute RISC-V core based on the CV32E40P

    SystemVerilog

  3. cv32e40s cv32e40s Public

    Forked from openhwgroup/cv32e40s

    4 stage, in-order, secure RISC-V core based on the CV32E40P

    SystemVerilog

  4. riscv-code-size-reduction riscv-code-size-reduction Public

    Forked from riscvarchive/riscv-code-size-reduction

    Python

  5. riscv-dbg riscv-dbg Public

    Forked from pulp-platform/riscv-dbg

    RISC-V Debug Support for our PULP RISC-V Cores

    SystemVerilog