Skip to content
View delhatch's full-sized avatar
  • Seattle, WA
Block or Report

Block or report delhatch

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned

  1. Spectrum Spectrum Public

    Spectrum analyzer system using a 512-point FFT, in a Cyclone IV FPGA. Reads i2s audio from the codec and then does all FFT/VGA functions. Nios just reads the FFT result and draws the display bars. …

    VHDL 29 10

  2. Multi_IIR Multi_IIR Public

    Multi-band IIR filter in Verilog. Uses time-domain multiplexing of a single, fixed-point, IIR filter to create a 27-band filter.

    VHDL 2 1

  3. Red_Tracker Red_Tracker Public

    Uses the D8M camera module, then processes the image to detect red objects, and then overlay an x,y crosshair on the largest red object. See the video. Pure Verilog. (No soft-core processor.)

    Verilog 14 2

  4. Pure_Mandel Pure_Mandel Public

    FPGA paramatized mandelbrot generator. I have tested instantiating 4, 8, and 12 calculating engines. It has a built-in VGA controller (at 640x480) with internal dual-port RAM as the frame buffer. W…

    Verilog 6 1

  5. VGA_mem_mapped VGA_mem_mapped Public

    Memory-mapped VGA display for Xilinx/Zynq/Zedboard, with demo code for using it.

    VHDL 14 2

  6. Zynq_UDP Zynq_UDP Public

    Transfer data over UDP with a Zedboard. This is an example project that transmits and receives data over UDP.

    C 19 14