Skip to content

amitabhyadav/hdl_visualiser

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

34 Commits
 
 
 
 
 
 
 
 
 
 

Repository files navigation

SkunkWorks HDL Visualiser

under construction please wait for first release before using.

A python GUI for visualizing your HDL code, show I/Os, internal signals and architecture functionalities.

Features

SkunkWorks HDL Visualizer implements:

  • generation of large scale RTL designs using generic HDL templates.
  • hdl linting, lexical analysis, synthesis (using ghdl) and simulation environment.
  • hdl code generation through symbolic reasoning
  • Support for: VHDL, Verilog [not implemented]

demo

To run, simply execute.

python3 main.py

If you plan to use SkunkWork HDL visualiser for your research or development work, please cite the following paper:

Amitabh Yadav, "Intuitive RTL development through visualization and generic templates" (2023) url: https://github.com/amitabhyadav/hdl_visualiser/

(publication pending)

About

A python GUI for visualizing your HDL code (VHDL and Verilog), show I/Os, internal signals and architecture functionalities.

Resources

License

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published

Languages