Skip to content

agustingianni/verilog

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

7 Commits
 
 
 
 
 
 
 
 

Repository files navigation

verilog

Various verilog tests and examples I've developed/reproduced while learning verilog.

SimpleCPU

Implementation of a simple RISC CPU with a couple of instructions. In order to use it install iverilog and run run.sh.

Releases

No releases published

Packages

No packages published