This RTL implementation of vBlake in SystemVerilog provides an optimized hashing core. It does not (currently) contain any board-specific UCF/XDC constraints, FPGA<->Host communication, etc.
VeriBlock/vBlake-RTL
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
About
vBlake-RTL
Resources
License
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published