Skip to content

Developed a Controllable SMPS with Shakti Parashu RISC-V FPGA in hardware (Verilog), wrote the software for it (in C), to control a DC-DC converter. Implemented UART(using interrupt architecture), ADC, PWM to interface with peripheral devices.

ShwetaKiranTotla/RISCV_FPGA

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

50 Commits
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 

Repository files navigation

Shakti

The board used is Xilinx Arty 7 100T (Parashu)

Resources

Has documents which can be referred to for pin mapping, register addresses, etc.

LED GPIO

This code blinks all the on board LEDs.
Code location Shakti/LED_GPIO/led_trial/led_trial.c

UART

Sends and receives charaters using on board UART modules.
UART0 is connected to JTAG and reception/transmission can be done either by a C code or by directly writing/reading values from an address using GDB.
Reference for UART0 programming: https://blogshakti.org.in/shakti-uart/
UART1 and UART2 are on board modules. In order to enable both the modules set the pinmux to 0x55.
Reference for pinmux: https://blogshakti.org.in/pinmux-in-shakti/
After enabling these modules using pinmux in the UART C program (rnd_uart.c), rx1, tx1, rx2, tx1 values are available at io[0], io[1], io[2], and io[3] respectively.
Code location Shakti/UART/rnd_uart/rnd_uart.c

UART_Interrupt

Sends and receives charaters using on board UART modules using interrupt.
UART2 module sends characters, Rx Interrupt is enabled in UART1 and these received characters are shown in serial monitor via the JTAG connected UART0

XADC

Uses 6 on board single ended ADC channels.
Single ended channel pins and addresses are as follows:
Channel 1 on Pin A5, read value at 0x41240.
Channel 2 on Pin A0, read value at 0x41250.
Channel 3 on Pin A1, read value at 0x41254.
Channel 4 on Pin A2, read value at 0x41258.
Channel 5 on Pin A3, read value at 0x4125c.
Channel 6 on Pin A4, read value at 0x4127c.

Code location Shakti/XADC/rnd_adc/rnd_adc.c
MATLAB Script for Precision Graph Shakti/XADC/Shakti_XADC.m

PWM

There are totally 6 PWM Modules. Each of these modules are controlled majorly by 4 registers. They are:
CLOCK- To set the prescaler for the inbuilt clock
CONTROL- To set the mode of operation of PWM
DUTY- To set the duty cycle of PWM
PERIOD- To set the Time period(1/freq) of PWM
Here is an example- PWM Frequency = system clock / (2 * prescaler reg * period reg ) = 50000000/(2 * 61440 * 240) = 1.688Hz
PWM Period = 1 / PWM frequency = 1 / 1.688Hz = 0.589824 seconds
PWM On time = (PWM Duty reg * PWM period ) / ( PWM Period reg)= 128 * 0.589824 / 240 = 0.3145728 seconds
Code location Shakti/PWM/pwm_trial/pwm_trial.c

XDC Files

Contains constraints file for Xilinx Artix 7 100T and Shakti Microprocessor.

Verilog

Code to define a register that generates pwm signals on GPIO Pin.

fpga_top.bit is the bitstream of the Shakti module.

MAKEFILE is the makefile for the overall shakti-sdk toolchain.

About

Developed a Controllable SMPS with Shakti Parashu RISC-V FPGA in hardware (Verilog), wrote the software for it (in C), to control a DC-DC converter. Implemented UART(using interrupt architecture), ADC, PWM to interface with peripheral devices.

Topics

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published