Skip to content

Releases: RISCV-on-Microsemi-FPGA/RTG4-Development-Kit

Libero v12.6 designs - v1.0

21 Dec 11:56
@kevinscully100 kevinscully100
12.6-v1.0
b93395e
This commit was created on GitHub.com and signed with GitHub’s verified signature. The key has expired.
GPG key ID: 4AEE18F83AFDEB23
Expired
Learn about vigilant mode.
Compare
Choose a tag to compare
Libero v12.6 designs - v1.0 Latest
Latest

Updated to support Libero v12.6

This release features:

  • Tcl scripts updated to Libero v12.6
  • New MIV_RV32 core designs with 2 different configurations
  • New MIV_RV32IMAF AHB core design
  • RTG4 SRAM component updated to v1.0.115
  • Libero cores used in the design are downloaded automatically using the scripts.
  • Updated programming files
Assets 2

Libero v12.3 designs - v1.0

28 Feb 01:23
@kevinscully100 kevinscully100
12.3-v1.0
dc1f133
This commit was created on GitHub.com and signed with GitHub’s verified signature. The key has expired.
GPG key ID: 4AEE18F83AFDEB23
Expired
Learn about vigilant mode.
Compare
Choose a tag to compare
Libero v12.3 designs - v1.0 Pre-release
Pre-release

Updated to support Libero 12.3

Assets 2

Libero v12.1 designs - v0.1

26 Oct 01:48
@kevinscully100 kevinscully100
12.1-v0.1
359ecbd
This commit was created on GitHub.com and signed with GitHub’s verified signature. The key has expired.
GPG key ID: 4AEE18F83AFDEB23
Expired
Learn about vigilant mode.
Compare
Choose a tag to compare
Libero v12.1 designs - v0.1 Pre-release
Pre-release

Initial conversion of designs to Libero Tcl flow

Assets 2