Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

MemBlock: improve gated control #2743

Closed
wants to merge 48 commits into from
Closed

MemBlock: improve gated control #2743

wants to merge 48 commits into from

Conversation

Maxpicca-Li
Copy link
Member

No description provided.

cai luoshan and others added 30 commits February 26, 2024 16:15
* LoadQueueRAR: Clock gating optimization

* LoadQueueRAW: Clock gating optimization
* TLB(tmp): add enable signal to RegNext

* TLB TLBStorage PTW: add enable signal to RegNext
RegNext -> RegEnable/GatedValidRegNext

TODO: L2TLB: reg-file(dup) add Ren
L2TLB.scala: RegNext->RegEnable, add 'ren' to reg-file
Maxpicca-Li and others added 18 commits March 8, 2024 12:26
…eQueue & StoreQueueData & VirtualLoadQueue : RegNext --> GatedValidRegNext/GatedRegNext
L2TLB: sfence_dup(RegNext->RegEnable); csr_dup(add csr_modified?)

delete annotation
LoadQueueRAR & StoreQueue & UncacheBuffer: modify GatedValidRegNext
LoadQueueRAR & StoreQueue & UncacheBuffer: modify GatedValidRegNext
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

None yet

5 participants