Skip to content
/ VeitchKarnaugh-Verilog-Examples Public

Some examples of Veitch-Karnaugh maps solved using verilog language developed as coursework of Architecture and Computer Organization I- @puc Minas

3 stars 0 forks Branches Tags Activity
Star
Notifications You must be signed in to change notification settings

DanielGunna/VeitchKarnaugh-Verilog-Examples

BranchesTags

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

5 Commits

Guia_05.vhdl

Guia_05.vhdl

 
 

README.md

README.md

 
 

Repository files navigation

VeitchKarnaugh-Verilog-Examples

Some examples of Veitch-Karnaugh maps solved using verilog language developed as coursework of Architecture and Computer Organization I- @Puc Minas

About

Some examples of Veitch-Karnaugh maps solved using verilog language developed as coursework of Architecture and Computer Organization I- @puc Minas

Topics

karnaugh-map verilog verilog-hdl verilog-snippets

Resources

Readme
Activity

Stars

3 stars

Watchers

3 watching

Forks

0 forks
Report repository

Releases

No releases published

Packages

No packages published

Languages