Skip to content

Issues: ChrisShakkour/RV32I-MAF-project

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

16 Open 42 Closed
16 Open 42 Closed
Author
Filter by author
Label
Filter by label
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Milestones
Filter by milestone
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

Load Hazard Unit Hardware race Design task Design is required, RTL intervention invalid
#88 opened Apr 5, 2022 by ChrisShakkour RTL0.3 - RV32I
@ChrisShakkour
Stack pointer register Tracker (sp) Feature added feature or enhancment Verification task verif task, testbench and env
#87 opened Feb 18, 2022 by ChrisShakkour RTL0.3 - RV32I
@ChrisShakkour
Data memory RTL cleaning Design task Design is required, RTL intervention
#84 opened Jan 26, 2022 by ChrisShakkour RTL0.5 - CSR
@ChrisShakkour
Assertions - Signal Indication that something wrong has happened. (Or coverage point - something should happen) Verification task verif task, testbench and env
#83 opened Jan 18, 2022 by amichai-bd RTL0.3 - RV32I
@ChrisShakkour @shahardror1
ALU tracker
#82 opened Jan 18, 2022 by ChrisShakkour RTL0.3 - RV32I
@ChrisShakkour @shahardror1
End of test checkers Feature added feature or enhancment Software task C/asm test creation, scripting
#78 opened Jan 16, 2022 by ChrisShakkour RTL0.5 - CSR
@ChrisShakkour @shahardror1
Load Hazzard validation Verification task verif task, testbench and env
#77 opened Jan 16, 2022 by ChrisShakkour RTL0.5 - CSR
@ChrisShakkour @shahardror1
RTL simulation automatic flow Feature added feature or enhancment Software task C/asm test creation, scripting
#75 opened Jan 13, 2022 by ChrisShakkour RTL0.5 - CSR
@ChrisShakkour
to add Code simulation run c test using risc-v toolchain elf-run Feature added feature or enhancment Software task C/asm test creation, scripting
#74 opened Jan 13, 2022 by ChrisShakkour RTL0.3 - RV32I
@ChrisShakkour
Decode module state machine documentation documentation Improvements or additions to documentation
#65 opened Jan 2, 2022 by ChrisShakkour RTL0.3 - RV32I
@ChrisShakkour
M-extension multi-cycle machine initial drafts Feature added feature or enhancment POC Proof-Of-Consept
#63 opened Jan 2, 2022 by ChrisShakkour RTL0.5 - CSR
@ChrisShakkour @shahardror1
memory Heavy validation test Software task C/asm test creation, scripting Verification task verif task, testbench and env
#62 opened Jan 2, 2022 by ChrisShakkour RTL0.3 - RV32I
@ChrisShakkour @shahardror1
1
stalling control signals Design task Design is required, RTL intervention Feature added feature or enhancment
#50 opened Dec 20, 2021 by ChrisShakkour RTL0.5 - CSR
@ChrisShakkour
Register File tracker Feature added feature or enhancment Verification task verif task, testbench and env
#41 opened Nov 29, 2021 by ChrisShakkour RTL0.5 - CSR
@shahardror1
to add a memory golden image snapshot from compiled Code. Feature added feature or enhancment Verification task verif task, testbench and env
#36 opened Nov 28, 2021 by ChrisShakkour RTL0.3 - RV32I
@shahardror1
Performance trackers Feature added feature or enhancment Verification task verif task, testbench and env
#35 opened Nov 28, 2021 by ChrisShakkour RTL0.5 - CSR
@ChrisShakkour
1
ProTip! Mix and match filters to narrow down what you’re looking for.