Skip to content

briansune/AD9361-FM-Radio-Verilog-LVDS

Repository files navigation

AD9361 FM Radio Verilog (Interface LVDS 6bit)

This project demonstrate a simplest mono-FM demodulation.

In this example, we will forward the audio to the HDMI.

Make sure a correct antenna is attached to the FMComms2/3, while the bulan is designed in the same FOI (frequnecy of interest).

Well FM antenna is really long as lightsaber but put your lightsaber back and bright up the long wire.

Resources Usage

Res Usage Total %
LUT 2861 277400 1.0313627
LUTRAM 149 108200 0.13770795
FF 2765 554800 0.4983778
DSP 28 2020 1.3861386
IO 67 362 18.508287
BUFG 3 32 9.375
MMCM 1 8 12.5

Demodulation Flow

!! LVDS input clock is doubled !!

image

Vivado Block Design

How to change the default FM channel LO:

image

After changing the FM RX LO freq, you can go to the ini and update the lut.v accordingly.

Enjoy~ =]