{"payload":{"header_redesign_enabled":false,"results":[{"id":"470045893","archived":false,"color":"#b2b7f8","followers":6,"has_funding_file":false,"hl_name":"xinoip/verilog-atpg","hl_trunc_description":"Generate ATPG for fault detection on Verilog circuits. C++/QT","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":470045893,"name":"verilog-atpg","owner_id":46303604,"owner_login":"xinoip","updated_at":"2022-07-07T05:09:07.029Z","has_issues":true}},"sponsorable":false,"topics":["qt","fpga","cpp","qt5","verilog","digital-circuits","atpg","d-algorithm"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":52,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Axinoip%252Fverilog-atpg%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/xinoip/verilog-atpg/star":{"post":"s_8iS98Qsp9HSEea8dZO1wyTNZRMIfrHlN9TC0MlgOPM7Oc__olR6ZEh24YYwGU9Q6-Q_4p14gUN7Eujw-CC1A"},"/xinoip/verilog-atpg/unstar":{"post":"6SsdcSc9RA6SigprbafBjrZDKQrow07Bumy4tnwWwgGSriGGt0Hp9OEgi2ZjHkelIIrt-V3TEyuWKgTQ5PJ93g"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"foCgYlQf-bjUsq31ux-5qayKr0bquuzAkaA8_dk0aQaqhySZLvzsbgw0VjqhwQ-jvoDXmBTOMXRk2odXILsuIw"}}},"title":"Repository search results"}