Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Problems with TopLevelGen #3

Open
lawrie opened this issue Jan 27, 2020 · 12 comments
Open

Problems with TopLevelGen #3

lawrie opened this issue Jan 27, 2020 · 12 comments

Comments

@lawrie
Copy link

lawrie commented Jan 27, 2020

When I do `sbt "runMain Spinal1802.TopLevelGen" I get a width mismatch error. segdis seems to need to be 12 bits not 11 bits. I am a bit confused about how many seven-segment digits you are using.

On the board I am using I will probably use a 7-segment display PMOD. I have one with 2 digits, and one with 3 digits. How many digits are you currently using. I believe the original Cosmac ELF had just two digits.

I also don't understand why you have targetDirectory = ".." in TopSpinalConfig. What directory are you doing the generation from and what directory do you want it generated in?

@wel97459
Copy link
Owner

On line 64 val SevenSegment = SevenSegmentDriver(3, 100 us) you can change the 3 to n-1 of the number of digits your display has. I have a 4 digit display.
If you only have two digits just remove line 69.
In the SevenSegment.scala at the top, you will find information on pin mapping.
bits after the Segments bits are used to control which digit is shown.

I put the Spinal project inside the source folder of my Xilinx project so I don't have to copy the output file to that project every time.

@lawrie
Copy link
Author

lawrie commented Jan 27, 2020

But there does seem to be a problem with that TopLevel.scala has segdis as 11 bits, but a 4 digit display needs 12 bits - hence the width mismatch error.

I was also a bit confused that a parameter called NumberOfDisplays is actually the number minus 1.

@wel97459
Copy link
Owner

For a 2 digit display change line 14 to val segdis = out Bits (10 bits).
8 segments including the decimal point and 2 digits = 10 bits.
If you don't want to use the decimal point segment change line 65 to
io.segdis := Cat(SevenSegment(9 downto 8), SevenSegment(6 downto 0))
and line 14 to val segdis = out Bits (9 bits).
The NumberOfDisplays is zero referenced at the moment.

@lawrie
Copy link
Author

lawrie commented Jan 27, 2020

Yes, I have changed the code to work for a 2-digit display and that is currently building OK.

I probably will make the change to remove the decimal point.

I don't think it makes sense to zero reference values such as widths, lengths or the number of elements of something. It only really makes sense for indexes.

Is it a Mojo board you are using?

I am planning to change the uart to the spinal.lib version and the ram to use Mem.

@wel97459
Copy link
Owner

wel97459 commented Jan 27, 2020

Yes, I'm using a Mojo V3.
Sounds good, I just used what I was accustomed to and made Black Boxes for them.

When you get it working I would like to see a picture of your setup.

@lawrie
Copy link
Author

lawrie commented Jan 27, 2020

Another thing that would be helpful would be to document which functions (IN, LOAD, RUN, MEM PROTECT) corresponding to switches 8, 9, 10 and 11. I am currently trying to work out which needs to be the button.

It is not working yet, but this is what I am thinking of:

Elf

There is a possibility of using the Oled display for extra information, such as the address.

@wel97459
Copy link
Owner

wel97459 commented Jan 27, 2020

your totally right did forget about the switches.
I'm using the pull-ups on the FPGA, and have the switches pull the lines to GND.
Switches(7 downto 0) are the data,
Switches(8) is memory protect
Switches(9) is the Write/Step
Switches(10) is Wait
Switches(11) is Clear

@lawrie
Copy link
Author

lawrie commented Jan 31, 2020

My version seems to be mainly working now.

I am not sure about the uart. I have emulated your uart implementation with separate Rx and Tx controllers, but that duplicates some code and it may be better to use a single UartCtrl with the spinal.lib version. Also I probably need to add fifos.

Loading data from the Uart seems to reverse the hex digits, but I suspect that is because my port of your seven segment driver has reversed the digits, so I need to look at that.

I am not sure how to test the Uart Tx.

Your Wait and Clear switches seem to be slightly different to the Run and Load switches I have seen in COSMAC Elf videos, for example - https://www.youtube.com/watch?v=s1H87_xUhOQ - and the combination that resets the address seems to be different.

Also you don't seem to have the 1-bit output for the LED.

I don't really know anything about the COSMAC ELF other than what is in the Wikipedia article and some youtube videos, so I am not sure how to test if my version is working correctly.

My main interest in it is that we have other computers from the same era running on the Ulx3s board, such as the Altair 8800 and the Apple1, and I wanted to add another. Also I want to improve my SpinalHDL skills.

My Ulx3s version is at https://github.com/lawrie/FPGACosmacELF

@lawrie
Copy link
Author

lawrie commented Jan 31, 2020

I have corrected the problem I had with the hex digits reversed now.

@wel97459
Copy link
Owner

wel97459 commented Feb 1, 2020

hmm, after looking at the code I kinda left it in a custom state of playing with stuff.
I'm going to make Top levels for each of the systems I recreate. I have the Cosmac VIP working and have been using it to play CHIP8 games.

I have been eyeing the Ulx3s board, and I would like to get one but I'm not sure where to go to buy one.

@lawrie
Copy link
Author

lawrie commented Feb 2, 2020

I did try an FPGA implementation of the CHIP-8 CPU on a TinyFPGA BX board using an Oled display and played a few games on it -see https://github.com/lawrie/fpga-chip8

You can ask Goran Mahovlic on the Ulxs3 gitter hub if he has any boards - https://gitter.im/ulx3s/Lobby

Or you can email him on ulx3s.fpga@gmail.com

He is usually keen to sell boards to developers who get more stuff working on Ulx3s.

@wel97459
Copy link
Owner

My version seems to be mainly working now.

I am not sure about the uart. I have emulated your uart implementation with separate Rx and Tx controllers, but that duplicates some code and it may be better to use a single UartCtrl with the spinal.lib version. Also I probably need to add fifos.

Loading data from the Uart seems to reverse the hex digits, but I suspect that is because my port of your seven segment driver has reversed the digits, so I need to look at that.

I am not sure how to test the Uart Tx.

Your Wait and Clear switches seem to be slightly different to the Run and Load switches I have seen in COSMAC Elf videos, for example - https://www.youtube.com/watch?v=s1H87_xUhOQ - and the combination that resets the address seems to be different.

Also you don't seem to have the 1-bit output for the LED.

I don't really know anything about the COSMAC ELF other than what is in the Wikipedia article and some youtube videos, so I am not sure how to test if my version is working correctly.

My main interest in it is that we have other computers from the same era running on the Ulx3s board, such as the Altair 8800 and the Apple1, and I wanted to add another. Also I want to improve my SpinalHDL skills.

My Ulx3s version is at https://github.com/lawrie/FPGACosmacELF

I think I may have fixed the issue with the Run and Load switches, I had a bug in how the Clear flag reset the CPU.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

2 participants