{"payload":{"header_redesign_enabled":false,"results":[{"id":"147731281","archived":true,"color":"#f34b7d","followers":432,"has_funding_file":false,"hl_name":"vmware-archive/cascade","hl_trunc_description":"A Just-In-Time Compiler for Verilog from VMware Research","language":"C++","mirror":false,"owned_by_organization":true,"public":true,"repo":{"repository":{"id":147731281,"name":"cascade","owner_id":24528178,"owner_login":"vmware-archive","updated_at":"2021-07-01T14:03:05.142Z","has_issues":true}},"sponsorable":false,"topics":["fpga","hardware","repl","jit","verilog","just-in-time"],"type":"Public archive","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":75,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Avmware-archive%252Fcascade%2B%2Blanguage%253AC%252B%252B","metadata":null,"csrf_tokens":{"/vmware-archive/cascade/star":{"post":"Jz3fkLBSFufeCqDooNA7lw_DJlSradkDWGBHNw4l1eiaYnl0s0pugaAcazZ2qF9rw_4Z756LSfYoR4I-JzdN-w"},"/vmware-archive/cascade/unstar":{"post":"xM4gDzKEm_XnMop1s3EjfZHV4VMv1CV9nnwgekZdLi_VWaIbX8EcBtbLYzem7R-SEbg7vIW7hIowVxuW6kiibg"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"sQpf6143yGAAik9x6XFnzvrUxZ78gH5-wPEG05x9DahoKnrMkixEkN_-DYFSlEK7Cr7ZExu1WUhsRN2sjCSLfg"}}},"title":"Repository search results"}