-
Notifications
You must be signed in to change notification settings - Fork 375
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Regarding the issue of running generate_cmos_tech_data.pl with hspice 2017 #2424
Comments
Thanks @luck-codeer . Do you have a code patch? If so I suggest making a PR with that code so we can patch the script. At the minimum, adding a comment to the script would be helpful, but if the underlying vulnerability can be fixed that is best of all. You just need to confirm the patched script generates correct results (or at least as correct as the prior script). |
Sure. Professor Betz, I have submitted a PR regarding this issue. you could take a look and see if it's helpful. |
Professor Betz,I still have some questions that I don't quite understand. I would appreciate it if you could provide me with some guidance when you have some free time. |
How much power consumption is static and how much is dynamic varies; it depends on T and the activity and clock frequency and size of the design. For most FPGA designs running at full speed in a mostly full chip, dynamic power is larger than static power (typical: 2/3 dynamic) but there is significant variation. Make sure your design fills most of the chip resources, is running at or near its maximum frequency and has reasonable activities (a typical toggle rate is in the 12% - 50% range). I'm not sure why the SPICE decks are showing decreased leakage with temperature. At least in advanced processes, subthreshold leakage is the biggest contributor to static power, and it increases with temperature. At very low temperatures (e.g. I think you looked at -200) I am not sure of exactly what happens to gate leakage etc., but certainly from -40 C to +100 C static power will increase with temperature. When you give Vth0 values are you saying you are changing the threshold voltage between your two simulations? That would of course greatly change the static power. |
Hi,developers
I conducted two measurements of the same FPGA architecture at low temperatures with power supply voltages of 0.7V and 0.8V, the value of vth0 was also changed to 0.3 in the 22pm process, and the corresponding 22nm.xml file was generated. and found that the power consumption was actually lower at 0.8V than at 0.7V. I don't quite understand if there is an issue with my measurement.Below are the results of my measurements:
The text was updated successfully, but these errors were encountered: