{"payload":{"header_redesign_enabled":false,"results":[{"id":"216661395","archived":false,"color":"#f34b7d","followers":80,"has_funding_file":true,"hl_name":"ultraembedded/exactstep","hl_trunc_description":"Instruction set simulator for RISC-V, MIPS and ARM-v6m","language":"C++","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":216661395,"name":"exactstep","owner_id":7809581,"owner_login":"ultraembedded","updated_at":"2021-09-18T14:34:53.023Z","has_issues":true}},"sponsorable":true,"topics":["mips","armv6","risc-v","instruction-set-simulator","mips32","riscv32","riscv64","riscv-simulator"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":75,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Aultraembedded%252Fexactstep%2B%2Blanguage%253AC%252B%252B","metadata":null,"csrf_tokens":{"/ultraembedded/exactstep/star":{"post":"Rsnqj40j4OHj4IDSySSLtVIU5RKHugGmJtZVx_gjhIlVoEEEVWUnMyt0Wxt-Js4yywsg0oj-KjAs2J8rWKXEUA"},"/ultraembedded/exactstep/unstar":{"post":"NeAQlnqk7HReK22r8n6ERhuDW55yYlBBjtJ5zVSpPQuKrtmIrzqQYHwXQAvHxA2d010GwbfEZL4JovHtvbJZFA"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"XI8TGbRikNYBBacwpRIAlzry1jwlLJ5OFGPvWjN0y2vEHXT3Mb3g65qFcuWU2552QhB5HgE5kydyaL2Fuql__w"}}},"title":"Repository search results"}