{"payload":{"header_redesign_enabled":false,"results":[{"id":"273698307","archived":false,"color":"#b2b7f8","followers":69,"has_funding_file":true,"hl_name":"ultraembedded/core_dvi_framebuffer","hl_trunc_description":"Minimal DVI / HDMI Framebuffer","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":273698307,"name":"core_dvi_framebuffer","owner_id":7809581,"owner_login":"ultraembedded","updated_at":"2020-08-09T14:35:07.132Z","has_issues":true}},"sponsorable":true,"topics":["video","fpga","verilog","framebuffer","hdmi","dvi","xilinx-fpga","axi4"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":48,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Aultraembedded%252Fcore_dvi_framebuffer%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/ultraembedded/core_dvi_framebuffer/star":{"post":"M7r7OakrueVoxHUAk7CeYQXPRUrVkcjqotz3_Dmj1YjFXUT26W8eUJy6gVLy29TndgDjy2uVRY3bOGp3F2nkqQ"},"/ultraembedded/core_dvi_framebuffer/unstar":{"post":"pTLl9gGb1ghDxYM_5ytmqv62MXAUuOwvnxNdk6S8U-_E5QvHVdkOgHLCUfCh5uaS1B-NYX1Bil3DcoJC4tzoQQ"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"XBHs02JO7djhIABvi3A8_CI6Otq4yZoQltcElVsnhaUjUsrsPK_siORoY89C_VWx2oFMK1mA2qRtOplGkdsEzA"}}},"title":"Repository search results"}