{"payload":{"header_redesign_enabled":false,"results":[{"id":"71811858","archived":false,"color":"#c22d40","followers":1433,"has_funding_file":false,"hl_name":"ucb-bar/chipyard","hl_trunc_description":"An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more","language":"Scala","mirror":false,"owned_by_organization":true,"public":true,"repo":{"repository":{"id":71811858,"name":"chipyard","owner_id":998197,"owner_login":"ucb-bar","updated_at":"2024-05-03T20:22:10.083Z","has_issues":true}},"sponsorable":false,"topics":["boom","rocket","rocket-chip","chip-generator","chisel","riscv","rtl","peripherals","soc","out-of-order","superscalar","risc-v","firesim","accelerators","chipyard","hwacha"],"type":"Public","help_wanted_issues_count":3,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":46,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Aucb-bar%252Fchipyard%2B%2Blanguage%253AScala","metadata":null,"csrf_tokens":{"/ucb-bar/chipyard/star":{"post":"CBW7MtP5HzGsUjE3PBCk-g7qAvRHDYMrMXXp3RGaP5PBvIg-ib6BCfBWZURgmuHS0Q156FMZ4P5GiKbXRpFDBA"},"/ucb-bar/chipyard/unstar":{"post":"exkW_1DiPAiub5ZWP85zhNBKkb_6-5MUjtx_ur73D6iU6JuZuFmNqwf_NpEcF4q8uSnKANPKI6lykmx-smcjfQ"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"q0NUwF8ULJamTfJkSCkGgw7n8v2yl3c6CMJTCa29-vj1g6ndL0_NyVF3dtrkrVNzhLyla-v5vemYc-CkBKE_Jw"}}},"title":"Repository search results"}