{"payload":{"header_redesign_enabled":false,"results":[{"id":"164611796","archived":false,"color":"#b2b7f8","followers":0,"has_funding_file":false,"hl_name":"tux3/bubbly","hl_trunc_description":"Writing a 64-bit RISC-V CPU for fun =)","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":164611796,"name":"bubbly","owner_id":5155966,"owner_login":"tux3","updated_at":"2022-08-16T00:32:55.322Z","has_issues":true}},"sponsorable":false,"topics":[],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":80,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Atux3%252Fbubbly%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/tux3/bubbly/star":{"post":"t00O2PFdH0byK-RDMO545cg-xt09D-VmU1bT4XjSLyBfXBq_2LKtBDk0LgrfSw_Nb5XumQHfLW0t3e2cEfq8eQ"},"/tux3/bubbly/unstar":{"post":"AJaL2GxAQJSuJicoKIPAZ2wu36SbOTxIrjR-qTh3Ugl38HkHp4JPKbofLDqT2HdKoh22WuPV9o8iVxImVAKCTA"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"M_jcpSJoX_6ecgs8legh2ROgdICWWzE-CqfeR5AXdaI6UP4lpy4ie3MQZk6QjwFcIRPye2HJNVl2Al8LgjS_xg"}}},"title":"Repository search results"}