{"payload":{"header_redesign_enabled":false,"results":[{"id":"141088294","archived":false,"color":"#DAE1C2","followers":99,"has_funding_file":false,"hl_name":"trivialmips/TrivialMIPS","hl_trunc_description":"MIPS32 CPU implemented in SystemVerilog, with superscalar and FPU support","language":"SystemVerilog","mirror":false,"owned_by_organization":true,"public":true,"repo":{"repository":{"id":141088294,"name":"TrivialMIPS","owner_id":54016167,"owner_login":"trivialmips","updated_at":"2019-04-29T20:59:33.251Z","has_issues":true}},"sponsorable":false,"topics":["cpu","fpga","mips","xilinx","systemverilog","fpga-soc"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":76,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Atrivialmips%252FTrivialMIPS%2B%2Blanguage%253ASystemVerilog","metadata":null,"csrf_tokens":{"/trivialmips/TrivialMIPS/star":{"post":"2bwdaUBWyhARAPelfpTlviEAOqXfR5fNYxUfqWRhO0s3czH0TH59-Z_RlY6kDezw1hWTxX1f9r5nK_waH4LD9w"},"/trivialmips/TrivialMIPS/unstar":{"post":"iPvBUsX5bGdxTEPxIMTabJn8izXyyn4yMNW1pafeBNqhHcCfg4HL6xf4YlEg-YsBay1l9bEj8kgh9ue5Dy5JNQ"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"w2aCiqS457fGzGkZ4BapB7gZ1t_boiL33m2brlElyRWa5cDIezoqsps2NG5Zx_E4JeBp4ifyx_TQYuEmOAPG2A"}}},"title":"Repository search results"}