{"payload":{"header_redesign_enabled":false,"results":[{"id":"106330868","archived":false,"color":"#b2b7f8","followers":67,"has_funding_file":false,"hl_name":"trcwm/Speech256","hl_trunc_description":"An FPGA implementation of a classic 80ies speech synthesizer. Done for the Retro Challenge 2017/10.","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":106330868,"name":"Speech256","owner_id":2539960,"owner_login":"trcwm","updated_at":"2019-05-02T11:47:22.788Z","has_issues":true}},"sponsorable":false,"topics":["fpga","speech","synthesizer","verilog","hdl","retrochallenge"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":47,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Atrcwm%252FSpeech256%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/trcwm/Speech256/star":{"post":"ewBkD2_mW-UdTKfL_LWH1CpriMtnN4bmEF_a2xZZRTJ9vNeqJvf6vRCmcuvE23_QF_mmBy_mew4CquVIbFSNiA"},"/trcwm/Speech256/unstar":{"post":"NpwsdqMrzlxDV6q_JLoiIHxewxpAcJiTbpBcl0lWOqfxLx5HlfnfFEW-vP7YkT9xnzHR5FZByVKph73Kpb5H_g"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"bJGczleRRaRnByxdZJqC66AH2sBaw4kXO6-c7gf_KUZUXrYqwVvQ40C4bD2NHzRavYclkP3-JV6CNA0QeDUN-g"}}},"title":"Repository search results"}