Mealy Finite State Machine type overlapping sequence detector of "1011" in SystemVerilog.
-
Updated
Mar 6, 2022 - SystemVerilog
Mealy Finite State Machine type overlapping sequence detector of "1011" in SystemVerilog.
All my submissions to assignments in CS254 - Digital Logic Design Lab ( Spring Course 2019 IIT BOMBAY)
Generates a Finite State Machine to detect a binary sequence
sequence detector with overlapped 2 patterns 010111 or 1101
A hardware-based teaching aid for students to get familiarized with sequential logic using Basys FPGA boards.
basic implementation of logic structures using verilog (revising github)
Verilog implementation of different concepts in Digital Logic Design such as OTHFSM, AFG and Accelerators
Verilog for ASIC Design
Verilog Codes for various Design
Add a description, image, and links to the sequence-detector topic page so that developers can more easily learn about it.
To associate your repository with the sequence-detector topic, visit your repo's landing page and select "manage topics."