Here are
28 public repositories
matching this topic...
Find first set operation in Verilog-2001 with logarithmic complexity.
Updated
Nov 1, 2021
Verilog
Analog Digital Three Wire SPI
A few quick interfaces for AMBA standards
Updated
May 11, 2024
SystemVerilog
Updated
Feb 26, 2024
VHDL
Design for iCE40H4XK for displaying images in a VGA dislay
Updated
Jun 22, 2020
Verilog
A simple SHA-256 implementation in VHDL and Verilog, simulated using a basic UVM testbench.
Updated
Oct 23, 2022
Verilog
Simple example of how to get started with the Tang Nano with FuseSoC.
Updated
Mar 14, 2022
Makefile
A template for starting a Verilog project with FuseSoC integration, Icarus simulation, Verilator linting, Yosys usage report, and VS Code syntax highlighting.
Updated
Aug 2, 2023
Makefile
A set of common RTL cores that I've developed over time and organized into a FuseSoC library.
A simple test library for verilator
Updated
Nov 18, 2022
SystemVerilog
Example of how to get started with olofk/fusesoc.
Updated
Jul 25, 2021
Python
Updated
Feb 26, 2024
VHDL
NES Controller Interface written in Verilog-2005
Updated
Mar 18, 2024
Verilog
Updated
Dec 18, 2022
VHDL
Custom 6502 Video Game Console
Updated
Feb 3, 2024
SystemVerilog
Updated
Nov 5, 2022
SystemVerilog
Updated
Jun 28, 2020
SystemVerilog
Updated
Nov 5, 2022
SystemVerilog
A quick SPI BFM to assist in SPI device testing and development
Updated
Jan 15, 2024
SystemVerilog
Improve this page
Add a description, image, and links to the
fusesoc
topic page so that developers can more easily learn about it.
Curate this topic
Add this topic to your repo
To associate your repository with the
fusesoc
topic, visit your repo's landing page and select "manage topics."
Learn more
You can’t perform that action at this time.