Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Pin's logic level setting #1

Open
akita11 opened this issue Mar 21, 2019 · 1 comment
Open

Pin's logic level setting #1

akita11 opened this issue Mar 21, 2019 · 1 comment

Comments

@akita11
Copy link

akita11 commented Mar 21, 2019

With using the template project, there are no specification on pin's logic level in *.lpf file, and this results in logic level of LVCMOS25, CMOS 2.5V. Since vccio is connected to VDD(3.3V), logic level should be LVCMOS33, CMOS 3.3V. How to specify it?

@akita11
Copy link
Author

akita11 commented Mar 22, 2019

Adding following line to *.lpf seems to set all IOs to be LVCMOS33.
IOBUF ALLPORTS IO_TYPE=LVCMOS33 ;

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

1 participant