Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Published Roadmap #163

Closed
sirinath opened this issue Nov 12, 2015 · 1 comment
Closed

Published Roadmap #163

sirinath opened this issue Nov 12, 2015 · 1 comment

Comments

@sirinath
Copy link

Can you publish a road map to get an idea on the direction which project is going?

@sirinath
Copy link
Author

Same as: #162

lukeiwanski pushed a commit to codeplaysoftware/tensorflow that referenced this issue Oct 26, 2017
* Add -Wno-c++11-narrowing to ComputeCpp device compiler flags to avoid build errors on 32-bit targets.

* Added SYCL support to DeviceSpec.parse_from_string - fixes a regression in running the Resnet sample from the TensorFlow models repository with SYCL.

* Bumped Eigen version.

* [OpenCL] Adds option to disable SYCL vectorization (tensorflow#161)

Adds an option to the configure script to disable SYCL vectorization.
This also rewrites and cleans up the computecpp.tpl build script, though
the actual behaviour has not changed.

* [OpenCL] Fixes Variable Resource op for SYCL (tensorflow#162)

Recent changes to the VariableResource ops were broken for SYCL. This
fixes the errors introduced by those changes.

* [OpenCL] Alignment fixed in Eigen

Don't need to use the alignment workaround any more, as the underlying
problem is fixed in Eigen.

* [OpenCL] Adds Eigen changes for new RC

* [OpenCL] Adds support for SYCL devices to nn_ops_test

* [OpenCL] Fixes multiple registrations of same op

The registration of `ReadVariableOp` does not depend on the datatype, so
we were registering more than ne of the same op.

* [OpenCL] Adds naive forward pass Conv2D kernel

Provides a very naive unoptimised forward convolution SYCL kernel.

* [OpenCL] Adds naive backprop for SYCL Conv2D

Adds both filter and input backprop

* [OpenCL] Fixes multiple registrations of same op (tensorflow#163)

The registration of `ReadVariableOp` does not depend on the datatype, so
we were registering more than ne of the same op.

* [ACL] Adding ARM Compute Library

* [ACL] Adds gemm code

* [ACL] Adds ARM_NO_EXCEPTIONS

* [ACL] Don't register half for ARM

* [ACL] Adds linking to OpenCL

* Tidied up formatting of ACL integration.

* Bug fixes to ARM Compute Library GEMM integration into matmul, from Duncan McBain.

* Fixed typos in configure.py help messages.

* Reverted formatting and logging changes that aren't related to ACL.
tensorflow-copybara pushed a commit that referenced this issue Oct 4, 2019
The GPUIndexIntrinsicOpLowering template is currently used by the code in both the GPUToNVVM and GPUToROCDL dirs.
Moving it to a common location to remove code duplication.

Closes #163

COPYBARA_INTEGRATE_REVIEW=tensorflow/mlir#163 from deven-amd:deven-refactor-gpu-index-ops-lowering b8dc2a5f5353df196039b6ff2ad42106028693ed
PiperOrigin-RevId: 272863297
tensorflow-copybara pushed a commit that referenced this issue Nov 19, 2019
The GPUIndexIntrinsicOpLowering template is currently used by the code in both the GPUToNVVM and GPUToROCDL dirs.
Moving it to a common location to remove code duplication.

Closes #163

COPYBARA_INTEGRATE_REVIEW=tensorflow/mlir#163 from deven-amd:deven-refactor-gpu-index-ops-lowering b8dc2a5f5353df196039b6ff2ad42106028693ed
PiperOrigin-RevId: 272863297
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

1 participant