{"payload":{"header_redesign_enabled":false,"results":[{"id":"319088725","archived":false,"color":"#DAE1C2","followers":1,"has_funding_file":false,"hl_name":"taneroksuz/wolv-z3","hl_trunc_description":"Wolv Z3 is a RISC-V CPU core","language":"SystemVerilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":319088725,"name":"wolv-z3","owner_id":50054731,"owner_login":"taneroksuz","updated_at":"2024-05-26T11:21:51.427Z","has_issues":true}},"sponsorable":false,"topics":["cpu","fpga","hardware","core","risc-v","rv32"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":65,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Ataneroksuz%252Fwolv-z3%2B%2Blanguage%253ASystemVerilog","metadata":null,"csrf_tokens":{"/taneroksuz/wolv-z3/star":{"post":"hA7rDKhLXBWLlLTzF2udKIyniiU-d-VFyx90v9r0LstV_BInKyHaaq0ALFWCt5XGzNyaijvnL1Bg6fGHqp8jYg"},"/taneroksuz/wolv-z3/unstar":{"post":"MqD-CaUiWqDv1KDJcUlANJQOEBo9UEU5RmegI5LeCbvLn4BtZV6edWPtLQh30RSMl2kmDGKA-l0BCTYrcTuMWg"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"FR3hp5-ui6EmnuERqMifHfj1-ffNf8L50-czv3t3G-q8Wx0tdnjHqVyKaNWPDRDlaRDyumdZuyKcSzEP91tWkw"}}},"title":"Repository search results"}