{"payload":{"header_redesign_enabled":false,"results":[{"id":"329968686","archived":false,"color":"#DAE1C2","followers":5,"has_funding_file":false,"hl_name":"taneroksuz/wolv-z0","hl_trunc_description":"Wolv Z0 is a RISC-V CPU core","language":"SystemVerilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":329968686,"name":"wolv-z0","owner_id":50054731,"owner_login":"taneroksuz","updated_at":"2024-05-23T14:21:52.034Z","has_issues":true}},"sponsorable":false,"topics":["cpu","fpga","hardware","core","risc-v","rv32"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":71,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Ataneroksuz%252Fwolv-z0%2B%2Blanguage%253ASystemVerilog","metadata":null,"csrf_tokens":{"/taneroksuz/wolv-z0/star":{"post":"dbME5Rxjj9PS6XcV2MPlj2EuMeDCQ8f4daDKKzuNIjIKFY_q1h-3IRrQtjeCdBdQ8D8y8DgRJKdPReOMFCJyHQ"},"/taneroksuz/wolv-z0/unstar":{"post":"RTViqka953AabaK0FHng6HXRsp6J-W9LObGUE-_hSgobeGkNwArbp5Gpm-eTieha1MESgmwZ2DFkWcOgodneUQ"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"UYkuT9sCzy5XlM06kSgUGaytzQhjTcVgzEcFgtCsVRY5Iir1bYJI3D61hGD-lsv-tJgRqBbwZw7FjSJyIiyiTw"}}},"title":"Repository search results"}