Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Missing files for building the Project #1

Open
ilpapal opened this issue Dec 21, 2023 · 1 comment
Open

Missing files for building the Project #1

ilpapal opened this issue Dec 21, 2023 · 1 comment

Comments

@ilpapal
Copy link

ilpapal commented Dec 21, 2023

Hello,

While trying to build the project with the provided create_proj.tcl script in the boot folder, an Error occur that design files are missing, specifically:

ERROR: [Vivado 12-172] File or Directory /<my_path>/ShEF/boot/hw/src/sources_1/bd/design_1/design_1.bd' does not exist

Are you going to update the files needed for building the project, like you mention in the README.md file?

Thanks.

@myzha0
Copy link
Member

myzha0 commented Dec 21, 2023

Since the scripts were meant for a very specific board and a very specific version of Xilinx's (now AMD) tools, I would strongly suggest just creating a new project/block design, and importing the raw source files.

For example, following this https://docs.xilinx.com/r/en-US/ug994-vivado-ip-subsystems/Creating-a-Project for your respective board.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

2 participants