{"payload":{"header_redesign_enabled":false,"results":[{"id":"357546275","archived":false,"color":"#DAE1C2","followers":82,"has_funding_file":false,"hl_name":"spcl/pspin","hl_trunc_description":"PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing","language":"SystemVerilog","mirror":false,"owned_by_organization":true,"public":true,"repo":{"repository":{"id":357546275,"name":"pspin","owner_id":31108244,"owner_login":"spcl","updated_at":"2023-02-22T09:51:37.698Z","has_issues":true}},"sponsorable":false,"topics":["networking","packet-processing","spin","pulp","in-network-compute"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":63,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Aspcl%252Fpspin%2B%2Blanguage%253ASystemVerilog","metadata":null,"csrf_tokens":{"/spcl/pspin/star":{"post":"CV4geY8GZssqczVfoSxkXcYanZ8GGC5IEyPidlwZaf5SO7OYlZjFWm_tJEPJ2AL8i7qS0nfpvokiD68L93nUUA"},"/spcl/pspin/unstar":{"post":"HLQ-5TgjkcdF9SCqxeSmYgcACR5PXi1kQSLdbifCvmYldTKRzFPphArgI2jjvmbUMQlFrVOwJ2khs8r0kjUfSg"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"rsA1MF2OA5on92XCZXpkegogDzMqZileT7hBI4P657aILfveK9iMamwpuGXGgl9mhT3W-GrXZJyih-4O782piA"}}},"title":"Repository search results"}