{"payload":{"header_redesign_enabled":false,"results":[{"id":"135713410","archived":false,"color":"#f34b7d","followers":290,"has_funding_file":false,"hl_name":"spcl/gemm_hls","hl_trunc_description":"Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.","language":"C++","mirror":false,"owned_by_organization":true,"public":true,"repo":{"repository":{"id":135713410,"name":"gemm_hls","owner_id":31108244,"owner_login":"spcl","updated_at":"2022-03-15T08:27:47.184Z","has_issues":true}},"sponsorable":false,"topics":["fpga","hls","high-level-synthesis","vivado-hls"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":74,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Aspcl%252Fgemm_hls%2B%2Blanguage%253AC%252B%252B","metadata":null,"csrf_tokens":{"/spcl/gemm_hls/star":{"post":"4pbvipukDzOk9KdjOcxDGmPxhMlxeHmMTNsslsAvBfPFRqQVnz3WLNs5f-zs53B_9MpaLl1qBHHmYXoYGblbUw"},"/spcl/gemm_hls/unstar":{"post":"8i-VlkyZ7HTvEF5etfIoEb5w8VQvc55XUPkCjaNiTKlX4PMLqRNTYshZ7ng16O3WzzVTRrA6hNj0Y-WamB0ofA"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"-RKrysIHCgImD5Ow_eNYwscnZTf4w_g7E6I1kjZOG4xHydfgAWXdBD3hHmxhadZlYeBQTCpjro0J0v-F6tJVEg"}}},"title":"Repository search results"}