{"payload":{"header_redesign_enabled":false,"results":[{"id":"2084115","archived":false,"color":"#b2b7f8","followers":48,"has_funding_file":false,"hl_name":"ryuz/jelly","hl_trunc_description":"Original FPGA platform","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":2084115,"name":"jelly","owner_id":927644,"owner_login":"ryuz","updated_at":"2024-05-30T11:32:39.634Z","has_issues":true}},"sponsorable":true,"topics":["fpga","zynq","verilog","fpga-soc","embedded-rust","zynqmp"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":48,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Aryuz%252Fjelly%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/ryuz/jelly/star":{"post":"q_Cn6fFmnM-l47_3LjV9uyV42nVTGukxDqWw089oYZMfBedFGuBaRY1rxXJ1Rd6dPZlaqdjCH4ZLWtxiKfZPEQ"},"/ryuz/jelly/unstar":{"post":"MvZ56P8FqmoN1HdBA2d7Jh0Q0hodHhPcJTC4OIbU6HpEZqzLaG_K93qbN-qxh3I7XBbyEIeSQG-3uFwErGWk_A"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"TveI5BUJHxkbDwKbQedUW7TwyTHKwc8Kq4bqbiLmuNZHdkOU1O1DR2xrKo3F1yjNUZSmXf-1SbHp1Y2JxQsRXw"}}},"title":"Repository search results"}