{"payload":{"feedbackUrl":"https://github.com/orgs/community/discussions/53140","repo":{"id":2276297,"defaultBranch":"master","name":"riscv-pk","ownerLogin":"riscv-software-src","currentUserCanPush":false,"isFork":false,"isEmpty":false,"createdAt":"2011-08-26T20:02:36.000Z","ownerAvatar":"https://avatars.githubusercontent.com/u/89536631?v=4","public":true,"private":false,"isOrgOwned":true},"refInfo":{"name":"","listCacheKey":"v0:1706482449.0","currentOid":""},"activityList":{"items":[{"before":"bfd4044f67e2a6787ae8ae7963876573c0ac40f5","after":"aa570eb8314b59eb6ffa1ea6b7b7224b2db0937a","ref":"refs/heads/master","pushedAt":"2024-05-01T05:56:22.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"aswaterman","name":"Andrew Waterman","path":"/aswaterman","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1031106?s=80&v=4"},"commit":{"message":"Use kassert in load_elf (#327)\n\nSigned-off-by: Zixian Cai <2891235+caizixian@users.noreply.github.com>","shortMessageHtmlLink":"Use kassert in load_elf (<a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2272929789\" data-permission-text=\"Title is private\" data-url=\"https://github.com/riscv-software-src/riscv-pk/issues/327\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/riscv-software-src/riscv-pk/pull/327/hovercard\" href=\"https://github.com/riscv-software-src/riscv-pk/pull/327\">#327</a>)"}},{"before":"2a3a6d061e322d077abae18cb4cc64b8c3485e24","after":"bfd4044f67e2a6787ae8ae7963876573c0ac40f5","ref":"refs/heads/master","pushedAt":"2024-05-01T02:09:12.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"aswaterman","name":"Andrew Waterman","path":"/aswaterman","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1031106?s=80&v=4"},"commit":{"message":"support emulation of misaligned vector loads/stores","shortMessageHtmlLink":"support emulation of misaligned vector loads/stores"}},{"before":"b67d83baf5febda3e02ed495d363d5080cc8b508","after":"2a3a6d061e322d077abae18cb4cc64b8c3485e24","ref":"refs/heads/master","pushedAt":"2024-05-01T02:05:48.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"aswaterman","name":"Andrew Waterman","path":"/aswaterman","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1031106?s=80&v=4"},"commit":{"message":"support emulation of misaligned vector loads/stores","shortMessageHtmlLink":"support emulation of misaligned vector loads/stores"}},{"before":"fb9d13a695bbeae38e97a288fabdae87a6d972f9","after":"b67d83baf5febda3e02ed495d363d5080cc8b508","ref":"refs/heads/master","pushedAt":"2024-05-01T02:05:21.000Z","pushType":"push","commitsCount":2,"pusher":{"login":"aswaterman","name":"Andrew Waterman","path":"/aswaterman","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1031106?s=80&v=4"},"commit":{"message":"support emulation of misaligned vector loads/stores","shortMessageHtmlLink":"support emulation of misaligned vector loads/stores"}},{"before":"48e96c042d9e39da6a17fca49d237eba44e132aa","after":"fb9d13a695bbeae38e97a288fabdae87a6d972f9","ref":"refs/heads/master","pushedAt":"2024-04-25T23:27:47.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"aswaterman","name":"Andrew Waterman","path":"/aswaterman","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1031106?s=80&v=4"},"commit":{"message":"Fix emulation of misaligned c.swsp/c.sdsp with rd=x0","shortMessageHtmlLink":"Fix emulation of misaligned c.swsp/c.sdsp with rd=x0"}},{"before":"6b5c8dbb6f40eacbce5b698e957630e56ec30879","after":"48e96c042d9e39da6a17fca49d237eba44e132aa","ref":"refs/heads/master","pushedAt":"2024-04-24T04:58:59.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"aswaterman","name":"Andrew Waterman","path":"/aswaterman","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1031106?s=80&v=4"},"commit":{"message":"Implementation of riscv_hwprobe syscall from Linux (#325)\n\nSee: https://www.kernel.org/doc/html/latest/arch/riscv/hwprobe.html","shortMessageHtmlLink":"Implementation of riscv_hwprobe syscall from Linux (<a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2257252371\" data-permission-text=\"Title is private\" data-url=\"https://github.com/riscv-software-src/riscv-pk/issues/325\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/riscv-software-src/riscv-pk/pull/325/hovercard\" href=\"https://github.com/riscv-software-src/riscv-pk/pull/325\">#325</a>)"}},{"before":"9637e60b96b21a7f85a85bf033b87f64fb823b6c","after":"6b5c8dbb6f40eacbce5b698e957630e56ec30879","ref":"refs/heads/master","pushedAt":"2024-04-17T21:58:43.000Z","pushType":"push","commitsCount":3,"pusher":{"login":"aswaterman","name":"Andrew Waterman","path":"/aswaterman","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1031106?s=80&v=4"},"commit":{"message":"mprotect whole ELF segment, not just file portion","shortMessageHtmlLink":"mprotect whole ELF segment, not just file portion"}},{"before":"f03685954e825a974e59f278b5c8647440291fc7","after":"9637e60b96b21a7f85a85bf033b87f64fb823b6c","ref":"refs/heads/master","pushedAt":"2024-03-22T20:56:11.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"aswaterman","name":"Andrew Waterman","path":"/aswaterman","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1031106?s=80&v=4"},"commit":{"message":"Implement syscall readlinkat and readv (#318)\n\n* Implement syscall readlinkat\r\n\r\n* Implement syscall readv by read syscalls\r\n\r\nSince pk lacks kernel-space dynamic memory management, we implement readv with\r\nnormal read syscalls rather than forwarding it to spike","shortMessageHtmlLink":"Implement syscall readlinkat and readv (<a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2201633705\" data-permission-text=\"Title is private\" data-url=\"https://github.com/riscv-software-src/riscv-pk/issues/318\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/riscv-software-src/riscv-pk/pull/318/hovercard\" href=\"https://github.com/riscv-software-src/riscv-pk/pull/318\">#318</a>)"}},{"before":"52bec4a7071357b1e2bf19a0d85b9d5381667212","after":null,"ref":"refs/heads/remove-print","pushedAt":"2024-01-28T22:54:09.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"aswaterman","name":"Andrew Waterman","path":"/aswaterman","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1031106?s=80&v=4"}},{"before":"710c23a5bbeecf171ac86d6e39d275af8f176354","after":"f03685954e825a974e59f278b5c8647440291fc7","ref":"refs/heads/master","pushedAt":"2024-01-28T22:54:06.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"aswaterman","name":"Andrew Waterman","path":"/aswaterman","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1031106?s=80&v=4"},"commit":{"message":"Remove \"bbl loader\" message (#313)\n\nIt was originally added as a temporary hack to hide a race condition in\r\na prototype.  It should've been removed long ago.\r\n\r\nResolves #312","shortMessageHtmlLink":"Remove \"bbl loader\" message (<a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2104384807\" data-permission-text=\"Title is private\" data-url=\"https://github.com/riscv-software-src/riscv-pk/issues/313\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/riscv-software-src/riscv-pk/pull/313/hovercard\" href=\"https://github.com/riscv-software-src/riscv-pk/pull/313\">#313</a>)"}},{"before":null,"after":"52bec4a7071357b1e2bf19a0d85b9d5381667212","ref":"refs/heads/remove-print","pushedAt":"2024-01-28T22:53:39.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"aswaterman","name":"Andrew Waterman","path":"/aswaterman","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1031106?s=80&v=4"},"commit":{"message":"Remove \"bbl loader\" message\n\nIt was originally added as a temporary hack to hide a race condition in\na prototype.  It should've been removed long ago.\n\nResolves #312","shortMessageHtmlLink":"Remove \"bbl loader\" message"}},{"before":"acbe166dac9d1db752ee95f61e65ca82bb875afb","after":"710c23a5bbeecf171ac86d6e39d275af8f176354","ref":"refs/heads/master","pushedAt":"2023-11-17T21:38:49.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"aswaterman","name":"Andrew Waterman","path":"/aswaterman","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1031106?s=80&v=4"},"commit":{"message":"add support for \"riscv-none-*\" host name (#309)","shortMessageHtmlLink":"add support for \"riscv-none-*\" host name (<a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"1999251314\" data-permission-text=\"Title is private\" data-url=\"https://github.com/riscv-software-src/riscv-pk/issues/309\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/riscv-software-src/riscv-pk/pull/309/hovercard\" href=\"https://github.com/riscv-software-src/riscv-pk/pull/309\">#309</a>)"}},{"before":"54de960a5e4c91734fcfd454fdc7e593c6ac571d","after":"acbe166dac9d1db752ee95f61e65ca82bb875afb","ref":"refs/heads/master","pushedAt":"2023-05-16T20:47:05.845Z","pushType":"push","commitsCount":1,"pusher":{"login":"aswaterman","name":"Andrew Waterman","path":"/aswaterman","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1031106?s=80&v=4"},"commit":{"message":"Revert \"[GCC]: Fix fence.i bug (#296)\"\n\nThis reverts commit 54de960a5e4c91734fcfd454fdc7e593c6ac571d.\n\nSee #298 for explanation.","shortMessageHtmlLink":"Revert \"[GCC]: Fix fence.i bug (<a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"1692462779\" data-permission-text=\"Title is private\" data-url=\"https://github.com/riscv-software-src/riscv-pk/issues/296\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/riscv-software-src/riscv-pk/pull/296/hovercard\" href=\"https://github.com/riscv-software-src/riscv-pk/pull/296\">#296</a>)\""}},{"before":"8ce2dc424eab98b907b3117b7515190c62f63c7f","after":"54de960a5e4c91734fcfd454fdc7e593c6ac571d","ref":"refs/heads/master","pushedAt":"2023-05-02T21:56:01.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"aswaterman","name":"Andrew Waterman","path":"/aswaterman","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1031106?s=80&v=4"},"commit":{"message":"[GCC]: Fix fence.i bug (#296)\n\nThere are many issues: 260, 285, 287 has to be solved\r\n\r\nThis workaround helps to add neccessary zicsr and\r\nzifencei for cssr and fence.i accordingly.","shortMessageHtmlLink":"[GCC]: Fix fence.i bug (<a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"1692462779\" data-permission-text=\"Title is private\" data-url=\"https://github.com/riscv-software-src/riscv-pk/issues/296\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/riscv-software-src/riscv-pk/pull/296/hovercard\" href=\"https://github.com/riscv-software-src/riscv-pk/pull/296\">#296</a>)"}},{"before":"3ed18cfbc707c75af83941e8fdf7f68f5a3b4803","after":"8ce2dc424eab98b907b3117b7515190c62f63c7f","ref":"refs/heads/master","pushedAt":"2023-05-01T23:56:21.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"aswaterman","name":"Andrew Waterman","path":"/aswaterman","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1031106?s=80&v=4"},"commit":{"message":"pk: fix __do_brk when new addr is not feasible (#295)\n\nLinux kernel simply return current brk when request brk addr is not\r\nfeasible. The pk should probably do the same.","shortMessageHtmlLink":"pk: fix __do_brk when new addr is not feasible (<a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"1687846718\" data-permission-text=\"Title is private\" data-url=\"https://github.com/riscv-software-src/riscv-pk/issues/295\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/riscv-software-src/riscv-pk/pull/295/hovercard\" href=\"https://github.com/riscv-software-src/riscv-pk/pull/295\">#295</a>)"}},{"before":"573c858d9071a2216537f71de651a814f76ee76d","after":"3ed18cfbc707c75af83941e8fdf7f68f5a3b4803","ref":"refs/heads/master","pushedAt":"2023-03-27T22:59:36.134Z","pushType":"push","commitsCount":1,"pusher":{"login":"aswaterman","name":"Andrew Waterman","path":"/aswaterman","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/1031106?s=80&v=4"},"commit":{"message":"Revert \"Revert \"SBI emulation of reads and writes to perf counters and config (#98)\"\"\n\nThis reverts commit 7ae86fb97b792586493255f935f2f12ff068b13f.\n\nThis will continue to allow accesses to cycle/time via mcycle/mtime\ndespite https://github.com/riscv-software-src/riscv-isa-sim/pull/1297.\nThe hope is this will keep most people happy while doing the right thing\nwith Spike.","shortMessageHtmlLink":"Revert \"Revert \"SBI emulation of reads and writes to perf counters an…"}}],"hasNextPage":false,"hasPreviousPage":false,"activityType":"all","actor":null,"timePeriod":"all","sort":"DESC","perPage":30,"cursor":"djE6ks8AAAAEPqg8awA","startCursor":null,"endCursor":null}},"title":"Activity · riscv-software-src/riscv-pk"}