{"payload":{"header_redesign_enabled":false,"results":[{"id":"122994841","archived":false,"color":"#DAE1C2","followers":422,"has_funding_file":false,"hl_name":"pulp-platform/pulp","hl_trunc_description":"This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…","language":"SystemVerilog","mirror":false,"owned_by_organization":true,"public":true,"repo":{"repository":{"id":122994841,"name":"pulp","owner_id":14332106,"owner_login":"pulp-platform","updated_at":"2024-04-17T11:11:44.260Z","has_issues":true}},"sponsorable":false,"topics":[],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":54,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Apulp-platform%252Fpulp%2B%2Blanguage%253ASystemVerilog","metadata":null,"csrf_tokens":{"/pulp-platform/pulp/star":{"post":"sXKg2N1ok-AzbIFc1O1P4bsv82P2HSIh45hN04M07wf1ZOOO2mSiwA8JkXdIRHbF0KzE8vhJ18DM7c0r72CPGA"},"/pulp-platform/pulp/unstar":{"post":"wk051QAxL1pDIeC3Dyh4_dgfNwzLY1a2wQjqPTadIUKUuCkU7RzAeXH0fVVuAmjfHIbu8_ccLcli50AiioPw8A"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"iTBTpUbJXvyERoZz-Kncmc8snGLdaFIX7pkMpPsrjtTYexS4JgRisw7cWc7kSrKVbEuLnqipfuVzzzvQAkVymw"}}},"title":"Repository search results"}